Abstract-The portable electronics market is rapidly migrating towards more compact devices requiring multiple high-integrity high-efficiency voltage supplies for empowering the systems. This paper demonstrates a single inductor used in a buck converter with two output voltages from an input battery with voltage of value 3V. The main target is low cross regulation between the two outputs to supply independent load current levels while maintaining desired output voltage values well within a ripple that is set by adaptive hysteresis levels. A reverse current detector to avoid negative current flowing through the inductor prevents efficiency degradation at light load.
INTRODUCTION
The typical buck converter is the most frequently used switched mode power supply (SMPS) in portable applications. Since multiple voltage rails are required on a Power Management IC (PMIC), several such converters are normally used in a device for obtaining different voltage levels. If a PMIC supplies N independent voltage rails, N such converters are required. The costliest and most area consuming component on the board of a SMPS design is the inductor. A solution for this issue is to use a single-inductor serving to multiple outputs [1] [2] [3] [4] [5] [6] [7] [8] . A singleinductor dual output (SIDO) buck converter is shown in Fig. 1(a) . Two independent outputs V 1 and V 2 are obtained from a single inductor L. C 1 and C 2 are output capacitors that maintain average load voltages V 1 and V 2 respectively, and provide output current when the inductor is serving the other output. The voltages V 1,2upDC , V 1,2lowDC , V 1,2up (t) and V 1,2low (t) are described in the following subsections. For the SIMO buck, T 1 , T 2 , … and T N are the time windows for which L is connected to the outputs V 1 , V 2 , ... V N , respectively. The timing diagram in Fig. 1(b) shows the different phases of operation of a SIDO buck converter. The slopes of inductor charge and discharge depend on the output that L is connected to for regulation. The time frames T 1 and T 2 are directly proportional to the load demanded at the respective output and are adjusted interactively by the feedback dynamic level comparator. For a buck converter switching at frequency f s , output voltage V o and ripple current L i Δ the value of the inductor is given as:
(1) For the SIDO buck converter shown in Fig 1(a) , since the inductor is shared between two outputs, L needs to be chosen so that the ripple current of the larger load output does not increase if the same switching frequency f s is maintained:
In (2),
are the ripple currents, and are typically about 5-10% of the average rated loads I 1 and I 2 respectively. From (1) and (2) the advantage of sharing a single larger inductor in the SIDO converter is demonstrated. However, output capacitor value increases in the case of a SIDO buck converter in order to hold the voltage during the time window when the other output is being served by the inductor. This places a limitation on the total number of outputs that can be obtained using a single shared inductor. In this work, the excessive voltage discharge is alleviated by continuously monitoring the outputs and connecting the inductor to the output whose value has dropped low. Thus voltage ripple becomes more of a function of hysteresis monitoring levels than of the value of output capacitor. 
II. CONTROL METHODOLOGY
In order to support low cross-regulation across independent load levels and achieve high output voltage accuracy, variable frequency control is chosen, for which dynamic hysteresis comparison levels are used. For each output, two dynamic levels V 1,2up (t) and V 1,2low (t) serve as thresholds against which the SIDO buck outputs are compared so that the voltage ripples are limited to within a set percentage of the reference voltages under all loading conditions. The hysteresis levels corresponding to the SIDO buck's outputs V 1,2 can be defined as follows:
The derivative of the output voltages is a measure of inductor current; hence the threshold levels are dynamically adjusted according to I L . The value of the coefficient K Z determines the sensitivity of the dynamic levels. A very large value of K Z causes high swing in the upper and lower dynamic levels and their possible overlap whereas a small value desensitizes the threshold levels to load current variations increasing the output voltage ripple.
Through minimized cross-regulation the proposed controller for the SIDO buck converter is able to supply the output at full load as well as the output at stand-by simultaneously while maintaining accurate output voltage values.
A. Ripple Control and Cross Regulation
The output voltages V 1,2 are limited to the hysteresis bands by comparing them with the dynamic levels to control the switches S P and S N . In Fig. 2 , during T 1 , when L is connected to one of the outputs, S P is activated and its voltage variation is positive due to the current injected by the inductor. Based on the speed of the variation of the output voltage, the dynamic levels (3) and (4) are adjusted; large load current leads to large steps in the dynamic levels. Since I L is positive, the threshold voltage V 1,2up decreases thus preventing significant overshoot at the end of the S P phase even in the presence of control circuit delays. In the following S N phase one of the inductor terminals is grounded but continues to serve the output if L is sized sufficiently to support the total DC load. During T 2 , the output voltage discharge at a rate given by -I 1,2 /C 1,2 . This causes a step increase in the dynamic levels, making it move closer to the output voltage profile. When switching from one output to the other, switch S 1 is closed if the voltage V 1 discharges to below V 1low (t); i.e. S 1 and S 2 are controlled by load levels in the outputs. This guarantees that V 1 and V 2 stay well within the static bounds V 1,2upDC and V 1, 2lowDC . Thus the ripples of the output voltages are stronger functions of the static levels V 1,2upDC and V 1,2lowDC than of the external LC tank. This is an advantage from a form factor reduction point of view. Lower ripple requires closer static bounds, and also increases the frequency with which S 1, S 2, S p, S n switch. The time periods T 1 and T 2 are adjusted by the controller such that the average loads at both outputs are delivered over one time period when the converter is in steady state; i.e.
The issue of cross-regulation arises from the sharing of boundary conditions of inductor current between the output branches. This causes coupling between the sub-converters. If the inductor were to discharge to a state of zero current at the end of every time window, then independent load supply can be achieved at each output without undesirable rise or fall in voltage [1] [2] [3] [4] . However, the disadvantage of operating the SIDO buck converter in this mode of discontinuous conduction for all load conditions is the rise in peak currents flowing through the inductor, increasing current stress of the switches and conduction losses as well as loss in system efficiency due to the full charge and discharge of additional parasitic capacitors. To decrease the peak inductor currents the inductor might be reset to a constant value I dc instead of zero [5, 6] . A variation of this technique is to reset the inductor to different current values that are dependent on the individual loads. This technique requires an additional low-resistance switch across the inductor. Further, current sensing circuits that are sensitive to high frequency noise are required. Control methodologies like Adaptive Delta Modulation [7] and Ordered Power Distributive Control [8] use digital algorithms and analog signal processing circuits to control the voltages. These solutions have a fixed frequency of operation which leads to the inability of the SIDO SMPS to regulate with widely varying load ranges at both outputs.
In order to meet the average load current requirements of both the outputs as set by (5), the time multiplexing of L is controlled. In Fig. 2 , when S 1,2 is ON during T 1 , C 2,1 discharges, causing V 2,1 to droop with a rate that is directly proportional to its load current. This causes an upward shift in V 2,1low (t). At time T 2 when V 1 hits V 2,1low (t), S 2,1 is turned ON. Thus the output with higher load current takes priority since the transient voltage profile is monitored. L is connected for a longer time to the output with the higher load. The absence of any averaging circuits or any form of linear compensation leads to better transient performance.
B. Architecture and control flow Fig. 3 shows the topology and control architecture of the SIDO buck converter. Eqns. (3) and (4) are implemented using analog differentiators with DC offsets. V 1 and V 2 are compared with the dynamic levels to generate the control signals for switches S p and S n . S 1 and S 2 are controlled by the comparator that sets the priority of the outputs based on the voltage error and load current, accordingly setting the flag 'M' to 1 or 0. The delays due to the control gates, drivers and comparators are negligible compared to the output time constant, leading to very small control loop delay. Reverse current is detected by monitoring voltages across S 1 and S 2 in order to avoid the flow of negative current flowing through the inductor. When the reverse current detector 'R' is high the switches S n and S aux are closed while all the other switches are immediately turned OFF. This switching action grounds the inductor terminals avoiding negative current flow through it and also prevents efficiency degradation, and the SIDO converter is in 'standby' and only the quiescent current by the control circuitry is consumed at this time. A high speed, high power reverse current comparator ensures faster inductor grounding action, minimizing the average loss of the system during discontinuous conduction. The flowchart shown in Fig. 4 summarizes the sequence of operations implemented by the digital controller. The two loops that control the battery side and load side switches work independent of each other, except in the event of reverse current flow. This independent operation guarantees the reliable operation of the control system. Standard digital logic is used to implement these operations. 
III. SCHEMATIC SIMULATION RESULTS
In this work, the value of L is1 µH and the values of the output capacitors are 4.7 µF each. The controller was designed and simulated at transistor level using a conventional 0.5 μm CMOS technology. When maximum load i.e. 300 mA is present at each output, the transient response of V 1 (t) and V 2 (t) with corresponding dynamic levels are shown in Fig. 5 . Overshoots or undershoots about their designated static bounds are due to the response time of the loop control. The effective switching frequency of each sub-converter is 500 kHz In Fig. 6 , the load at V 1 (t) is 10 mA and at V 2 (t) is 300 mA. In Fig. 6 , S 1 stays ON for just as long as the capacitor C 1 gets charged to over V 1low . Once the light load output V 1 is charged over its acceptable lower limit, the inductor is immediately connected to the output V 2 with the heavier load, and the switches S p and S n continue to get manipulated according to the corresponding dynamic thresholds. Hence both outputs with widely varied load values are served by the inductor thus minimizing the cross regulation. The sub-converter with heavy load switches at 500 kHz while the sub-converter with light load switches at 125 kHz. Fig. 7 shows two families of curves; the dotted traces correspond to the output voltages with dynamic hysteresis, while 
the solid lines indicate the outputs with static dynamic levels are used the voltage ripple is within the permissible bounds. In the case of s large output capacitor would be required to e this ripple value. 
t).
There is a step increase in th from 10mA to 300mA leading to an increa frequency of V 1 (t) at the instant of the load step the switching frequency ensures that the sud handled by the inductor energy, thus helping without any undesirable dips in the output voltag Hence from simulations it can be frequency of operation is "adaptive" leading to during high loads and slower switching during l to improved efficiency. Also, the problem of n current during discontinuous conduction mode i ringing transients, due to the presence of the This switch along with the reduced frequency light loads prevent low efficiency while operatin as is the case in conventional SMPS's . This le hysteresis. When better controlled static hysteresis, a ffectively control mA and I2 = 300 mA ysteresis f V 1 (t) and cross the load current I 1 ase in the ripple p. This increase in dden load step is the loop recover ges.
10 mA to 300 mA. e concluded that o faster switching low loads, leading negative inductor is solved, with no auxiliary switch. y of switching at ng at lighter loads eads to an almost flat efficiency-load curve as depicted many applications in order to optim power supply over a wide range of switches in the SIDO converter are Fig. 9 hence higher values of efficie sophisticated technology. 
IV. CONCL
A single-inductor two-outp low cross regulation, high accuracy been described. These achievements non linear hysteresis control applied leading to superior transient pe rejection. Using the proposed d methodology, constant efficiency combinations that is essential fo achieved. The downside of the prop of the operating frequency with load frequency can be controlled to stay frequencies by tuning the width of auxiliary feedback loop. The princ can be extended to a multiple output d in Fig. 9 that is 
